

FIG. 1(Prior Art)




FIG.2





FIG. 3






FIG. 5

High priority setting register 502

Access request of normal priority level




FIG. 6




FIG. 7

High Priority					Normal Priority					Low Priority				
Req	Busi	burst	ReqQ	Latency(T)	Req	Busi	burst	ReqQ	Latency(T)	Req	Busi	burst	ReqQ	Latency(T)
Sign	MO	Length	Cycles(T)		Sign	MO	Length	Cycles(T)		Sign	MO	Length	Cycles(T)	
H6	3	64	26	128	M6	23	8	3	900	M6	23	32	13	3434
H11	19	24	10	111	M1	21	32	13	261	L1	5	48	10	4253
H13	16	12	5	96	M2	6	32	13	649	L2	8	32	13	1414
H3	23	22	13	149	M1	21	32	13	646	L3	19	32	12	3320
H4	15	16	9	126	M4		0			L4	34	32	13	1046
H5		0			M5		0			L5		6		
H6		0			M6		0			L6		9		
H7		0			M7		0			L7		9		
H8		0			M8		0			L8		9		
H9		0			M9		0			L9		9		
H10		0			M10		0			L10		9		
H11		4			M11		0			L11		0		
H12		4			M12		0			L12		0		
H13		0			M13		0			L13		6		
H14		0			M14		0			L14		6		
H15	8	48	20		M15	1	48	20		L15		6		

latency: 80

62

500

5

1400

362

1472

FIG. 8

High Priority				Normal Priority				Low Priority			
Slot	REQ No.	Burst Length	Cycles(T)	Slot	REQ No.	Burst Length	Cycles(T)	Slot	REQ No.	Burst Length	Cycles(T)
H0	3	64	26					L0	2	32	13
H1	19	24	19					L1	3	48	26
H2	10	12	5					L2	8	32	13
H3	23	32	13					L3	18	32	13
H4	11	16	6					L4	24	32	13
H5	10	12	5					L5	0	0	infinite
H6		0						L6	0	0	
H7		0						L7	0	0	
H8		0						L8	0	0	
H9		0						L9	0	0	
H10		0						L10	0	0	
H11		0						L11	0	0	
H12		0						L12	0	0	
H13		0						L13	0	0	
H14		0						L14	0	0	
H15	N	48	20					L15	0	0	

Total cycles: 85

62

5

160

5

1600

72

1472

FIG. 9